

WHAT IS CLAIMED IS:

1. A semiconductor device comprising:

a convex semiconductor layer provided on a semiconductor substrate;

5 a source region and a drain region provided in the convex semiconductor layer; and

a gate electrode having a side-wall gate portion provided over a side surface of the convex semiconductor layer, in an insulated state with respect to the convex semiconductor layer, the gate electrode applying an electric field effect to a channel region between the source and drain regions, via at least the side surface of the convex semiconductor layer,

10 wherein a distance between the source region and the drain region changes on the side surface of the convex semiconductor layer.

2. A semiconductor device comprising:

a convex semiconductor layer provided on a substrate;

20 a source region and a drain region provided in the convex semiconductor layer;

a gate electrode having a side-wall gate portion provided over a side surface of the convex semiconductor layer, in an insulated state with respect to the convex semiconductor layer, the gate electrode applying an electric field effect to a channel region between the source and drain regions, via at least the

25

00015000 070001

side surface of the convex semiconductor layer; and
a side-wall insulating film provided on a side
surface of the gate electrode and the side surface of
the convex semiconductor layer.

5 3. A semiconductor device comprising:

a convex semiconductor layer provided on a
substrate;

0016509-073004
#00220-0009100
10 a isolation film provided on a periphery of a
lower portion region of the convex semiconductor layer,
the position of the upper surface of the isolation film
being lower than an upper surface of the convex
semiconductor layer;

15 a source region and a drain region provided in the
convex semiconductor layer, the position of the deepest
portion of the source region and the position of the
deepest portion of the drain region being equal to or
lower than the position of the upper surface of the
isolation film; and

20 a gate electrode having a side-wall gate portion
provided over a side surface of the convex
semiconductor layer, in an insulated state with respect
to the convex semiconductor layer, the gate electrode
applying an electric field effect to a channel region
between the source and drain regions, via at least the
25 side surface of the convex semiconductor layer.

4. The device according to claim 3, wherein
the source and drain regions are overlapped with

the side-wall gate portion.

5. A semiconductor device comprising:

a first convex semiconductor layer provided on
a substrate, the first convex semiconductor layer
5 electrically connected to the substrate;

a second convex semiconductor layer provided on
the substrate, the second convex semiconductor layer
electrically connected to the substrate, the second
convex semiconductor layer having the same width as the
10 first semiconductor layer;

a first source region and a first drain region
provided in the first convex semiconductor layer;

a second source region and a second drain region
provided in the second convex semiconductor layer; and

15 a gate electrode having a side-wall gate portion
provided over a side surface of the first convex
semiconductor layer and a side surface of the second
convex semiconductor layer, in an insulated state with
respect to the first and second convex semiconductor
20 layers respectively, the gate electrode applying an
electric field effect to a first channel region between
the first source and drain regions and a second channel
region between the second source and drain regions, via
at least the side surfaces of the first and second
25 convex semiconductor layer.

6. A semiconductor device comprising:

a first convex semiconductor layer provided on

004500-073004

5

10

15

20

25

a first wiring electrically connected to the first source region and the second source region;

a second wiring electrically connected to the first drain region and the second drain region; and
a third wiring electrically connected to the first gate electrode and the second gate electrode.

5 7. A semiconductor device comprising:

a first convex semiconductor layer provided on a substrate;

a second convex semiconductor layer provided on the substrate;

10 a source region and a drain region provided in the first convex semiconductor layer; and

a gate electrode having a side-wall gate portion provided over a side surface of the first convex semiconductor layer, in an insulated state with respect
15 to the first convex semiconductor layer, and a gate contact portion provided over an upper surface of the second convex semiconductor layer, in an insulated state with respect to the second convex semiconductor layer, the gate electrode applying an electric field
20 effect to a channel region between the source and drain regions, via at least the side surface of the first convex semiconductor layer.

8. A semiconductor device comprising:

25 a convex semiconductor layer provided on a substrate;

a source region and a drain region provided in the convex semiconductor layer; and

a gate electrode having a side-wall gate portion provided over a side surface of the convex semiconductor layer, in an insulated state with respect to the convex semiconductor layer, and an upper gate portion provided over an upper surface of the convex semiconductor layer, in an insulated state with respect to the convex semiconductor layer, the gate electrode applying an electric field effect to a channel region between the source and drain regions, via at least the side surface of the convex semiconductor layer, wherein a conductive material of the side-wall gate is different from a conductive material of the upper gate portion.

9. A semiconductor device comprising:

a convex semiconductor layer provided on a substrate;

a source region and a drain region provided in the convex semiconductor layer; and

a gate electrode having a side-wall gate portion provided over a side surface of the convex semiconductor layer, in an insulated state with respect to the convex semiconductor layer, and an upper gate portion provided over an upper surface of the convex semiconductor layer, in an insulated state with respect to the convex semiconductor layer, the gate electrode applying an electric field effect to a channel region between the source and drain regions, via at least

5

10

15

20

25

drain regions.

11. A semiconductor device comprising:

a first convex semiconductor layer provided on a substrate;

5 a second semiconductor layer provided on the substrate;

a first source region and a first drain region of a first conductive type provided in the first semiconductor layer;

10 a second source region and a second drain region of a second conductive type provided in the second convex semiconductor layer, a depth of the second source region and a second drain region being deeper than the depth of the first source region and the
15 second drain region;

a first gate electrode having a first side-wall gate portion provided over a side surface of the first convex semiconductor layer, in an insulated state with respect to the first convex semiconductor layer, the
20 first gate electrode applying an electric field effect to a first channel region between the first source and drain regions, via at least the side surface of the first convex semiconductor layer; and

a second gate electrode having a second side-wall gate portion provided over a side surface of the second convex semiconductor layer, in an insulated state with respect to the second convex semiconductor layer, the
25

gate portion provided over a side surface of the second convex semiconductor layer, in an insulated state with respect to the second convex semiconductor layer, the second gate electrode applying an electric field effect to a second channel region between the second source and drain regions, via at least the side surface of the second convex semiconductor layer.

13. A semiconductor device comprising:

a convex semiconductor layer provided on a substrate;

a source region and a drain region provided in the convex semiconductor layer; and

a gate electrode having a side-wall gate portion provided over a side surface of the convex semiconductor layer, in an insulated state with respect to the convex semiconductor layer, the gate electrode applying an electric field effect to a channel region between the source and drain regions, via at least the side surface of the convex semiconductor layer, the gate electrode including at least a first layer and a second layer,

wherein the gate electrode uses a word line of a semiconductor memory device.

14. A semiconductor device comprising:

a convex semiconductor layer provided on a substrate;

a source region and a drain region provided in

the convex semiconductor layer; and

5 a gate electrode having a side-wall gate portion provided over a side surface of the convex semiconductor layer, in an insulated state with respect to the convex semiconductor layer, the gate electrode applying an electric field effect to a channel region between the source and drain regions, via at least the side surface of the convex semiconductor layer, the gate electrode including at least a first layer and a second layer,

10 wherein an upper surface of the first layer is planar and the second layer is provided on the upper surface of the first layer.

15 15. A semiconductor device comprising:

a convex semiconductor layer provided on a substrate;

a source region and a drain region provided in the convex semiconductor layer; and

20 a gate electrode having a side-wall gate portion provided over a side surface of the convex semiconductor layer, in an insulated state with respect to the convex semiconductor layer, the gate electrode applying an electric field effect to a channel region between the source and drain regions, via at least the side surface of the convex semiconductor layer, the gate electrode including at least a first layer and a second layer,

5 16. A semiconductor device comprising:

10

15

20

17. A semiconductor device comprising:

a convex semiconductor layer provided on

a substrate;

a source region and a drain region provided in the convex semiconductor layer; and

a gate electrode having a side-wall gate portion provided over a side surface of the convex semiconductor layer, in an insulated state with respect to the convex semiconductor layer, and a upper gate portion provided over an upper surface of the convex semiconductor layer, in an insulated state with respect to the convex semiconductor layer, the gate electrode applying an electric field effect to a channel region between the source and drain regions, via at least the side surface of the convex semiconductor layer,

wherein a gate length of the side-wall gate portion is shorter than the gate length of the upper gate portion.

18. A method of manufacturing a semiconductor device comprising:

etching a semiconductor substrate to form a convex semiconductor layer on the semiconductor substrate;

forming a gate insulating film at least on a side surface of the convex semiconductor layer;

forming a gate electrode on the gate insulating film;

forming a side-wall insulating film on a side surface of the gate electrode and on the side surface of the convex semiconductor layer; and

introducing impurity into the convex semiconductor layer by using at least the gate electrode and the side-wall insulating film as a mask to form a source region and a drain region in the convex semiconductor layer.

19. A method of manufacturing a semiconductor device comprising:

forming an insulating film having an open hole on a semiconductor substrate;

forming a convex semiconductor layer on a semiconductor substrate exposed from the open hole;

forming a gate insulating film on at least a side surface of the convex semiconductor layer;

forming a gate electrode on the gate insulating film; and

introducing impurity into the convex semiconductor layer by using at least the gate electrode as a mask to form a source region and a drain region in the convex semiconductor layer.

20. The method according to claim 32, wherein the convex semiconductor layer is formed with the epitaxial growth method.

21. A method of manufacturing a semiconductor device comprising:

forming a convex semiconductor layer on a substrate;

forming an insulator at a periphery of the convex

00916509.073001

semiconductor layer;

forming a trench to form a side-wall gate portion
in the insulator;

forming a gate insulating film on a side surface
5 of the convex semiconductor layer exposed at least from
the trench;

forming a gate electrode having a side-wall gate
portion formed in the trench; and

introducing impurity into the convex semiconductor
10 layer by using at least the gate electrode as a mask to
form a source region and a drain region in the convex
semiconductor layer.

22. The device according to claim 1, wherein the
side-wall gate portion is offset with respect to a part
15 of the source region and the drain region.

23. The device according to claim 1, further
comprising:

a semiconductor region having a impurity
concentration higher than that of the channel region,
20 the semiconductor region provided between the substrate
and the source region, between the substrate and the
drain region and between the substrate and the channel
region, respectively.

24. The device according to claim 1, further
25 comprising:

a first gate insulating film provided between
the side surface of the semiconductor layer and

100220-00581000

the side-wall gate portion; and

a second gate insulating film provided between an upper surface of the convex semiconductor layer and the gate electrode except for the side-wall gate portion,
5 the second gate insulating film being thicker than the first gate insulating film.

25. The device according to claim 1, wherein the convex semiconductor layer has a tapered shape toward an upper surface of the convex semiconductor layer from
10 the substrate.

26. The device according to claim 1, wherein a lower portion of the convex semiconductor layer has a tapered shape toward an upper surface of the convex semiconductor layer from the substrate.

15 27. The device according to claim 1, wherein a bottom corner of the convex semiconductor layer has a round shape.

28. The device according to claim 1, wherein a top corner of the convex semiconductor layer has a round
20 shape.

29. The device according to claim 1, wherein an angle of a top corner of the convex semiconductor layer is larger than 90 degrees.

30. The semiconductor layer according to claim 1,
25 further comprising:

an insulator provided between the substrate and the convex semiconductor layer; and

2025 RELEASE UNDER E.O. 14176

a semiconductor region provided between a bottom portion of the source region and the insulator, a bottom portion of the drain region and the insulator and the channel region and the insulator, the
5 semiconductor region having the same conductive type as the channel region.

31. The device according to claim 30, wherein the convex semiconductor layer is amorphous silicon.

32. The semiconductor device according to claim 1,
10 wherein the source region and the drain region includes an electric contact portion respectively, the electric contact portion extends over a part of the side surface of the convex semiconductor layer, an upper surface of the convex semiconductor layer and a part of another
15 side surface of the convex semiconductor layer opposite to the side surface.

33. The device according to claim 1, further comprising:

a first gate insulating film provided between the
20 side surface of the semiconductor layer and the side-wall gate portion; and

a second gate insulating film provided between an upper surface of the convex semiconductor layer and the gate electrode except for the side-wall gate portion,
25 the second gate insulating film being thinner than the first gate insulating film.

34. The device according to claim 1, further

comprising:

a first gate insulating film provided between the side surface of the semiconductor layer and the side-wall gate portion; and

5 a second gate insulating film provided between an upper surface of the convex semiconductor layer and the gate electrode except for the side-wall gate portion, and a top corner of the second gate insulating film having a round shape.

10 35. The device according to claim 1, wherein a distance between the source region and the drain region becomes longer toward a lower portion from an upper portion of the convex semiconductor layer.

15 36. The device according to claim 1, wherein an impurity concentration of the source region and the impurity concentration of the drain region become lower toward a lower portion from an upper portion of the convex semiconductor layer.

20 37. The device according to claim 1, wherein the side-wall gate portion is formed to a portion under the source region and the drain region along the side surface of the convex semiconductor layer.

25 38. The device according to claim 1, wherein a width of the convex semiconductor layer is smaller than $0.2\mu\text{m}$.

39. The device according to claim 1, wherein a width of the convex semiconductor layer is smaller than

the depth of the source region and the depth of the drain region.

40. The device according to claim 1, wherein at least one of the source region and the drain region includes at least two kinds of diffusion layers, a high concentration diffusion layer having a dense impurity concentration and a low concentration diffusion layer having an impurity concentration lower than the high concentration diffusion layer.

41. The device according to claim 1, wherein the convex semiconductor layer is electrically connected to the substrate.

42. The device according to claim 1, wherein the substrate is conductive.

43. The device according to claim 1, further comprising:

a gate insulating film provided between the side-wall gate portion and the side surface of the convex semiconductor layer,

wherein the gate insulating film is made of an oxide including at least one of Ta, Sr, Al, Si, Zr, Hf, La and Ti.